The improvement of current drivability and short channel effect is very important for ultrasmall MOS devices technology. SiGe-channel pMOSFETs are one of the most promising devices because hole mobility in the SiGe layers is enhanced. In the previous work, it has been reported that Super self-aligned shallow junction electrode (S 3 E) MOSFETs are effective for the suppression of short channel effect. In this paper, it is clarified that the strained SiGe-channel S 3 E pMOSFETs indicate current drivability enhancement with the reduction of the parasitic resistance as well as the suppression of the punch through. The strained SiGe-channel S 3 E pMOSFETs with gate length (L G ) of 0.15-0.24µm were fabricated on the 10-nm-thick Si/5-nm-thick strained-Si 0.5 Ge 0.5 /Si heterostructure deposited by ultraclean hot-wall low-pressure (LP) CVD (Fig. 1 ). The gate oxide thickness is 3 nm and the gate material is B-doped poly Si. The S 3 E formation process was performed as follows; after the gate pattern formation, the in-situ B-doped Si 0.5 Ge 0.5 was selectively grown on the source/drain regions by LPCVD and the subsequent heat treatment to form the B-diffused shallow junction was performed at 750 0 C. By the heat treatment, the Ge fraction was decreased from 0.5 to about 0.35 and the thickness of SiGe layer increased. The normalized subthreshold characteristics of the strained SiGe-channel pMOSFETs with various gate length (L G =0.16~0.24µm) are scarcely changed, however the normalized subthreshold characteristics of the Si-channel pMOSFETs deteriorate significantly with reducing of gate length. This indicates that the punch through in pMOSFETs with strained SiGe-channel is well suppressed compared to pMOSFETs with Si-channel. The increase in the maximum transconductance (g m max ) of the strained SiGe-channel pMOSFETs is greater than that of the Si-channel pMOSFETs, the g m max enhancement ratio (g m.SiGe /g m.Si ) increases with reducing the gate length, resulting in the g m max enhancement of about 1.45 for L G of around 0.15µm. From the gate length dependence of the resistances (V D /I D ), it is suggested that the parasitic resistance of the strained SiGe-channel pMOSFETs is about half as much as that of the Si-channel pMOSFETs.
The improvement of current drivability and short channel effect is very important for ultrasmall MOS devices technology. SiGe-channel pMOSFETs are one of the most promising devices because hole mobility in the SiGe layers is enhanced. In the previous work, it has been reported that Super self-aligned shallow junction electrode (S 3 E) MOSFETs are effective for the suppression of short channel effect. In this paper, it is clarified that the strained SiGe-channel S 3 E pMOSFETs indicate current drivability enhancement with the reduction of the parasitic resistance as well as the suppression of the punch through. The strained SiGe-channel S 3 E pMOSFETs with gate length (L G ) of 0.15-0.24µm were fabricated on the 10-nm-thick Si/5-nm-thick strained-Si 0.5 Ge 0.5 /Si heterostructure deposited by ultraclean hot-wall low-pressure (LP) CVD (Fig. 1) . The gate oxide thickness is 3 nm and the gate material is B-doped poly Si. The S 3 E formation process was performed as follows; after the gate pattern formation, the in-situ B-doped Si 0.5 Ge 0.5 was selectively grown on the source/drain regions by LPCVD and the subsequent heat treatment to form the B-diffused shallow junction was performed at 750 0 C. By the heat treatment, the Ge fraction was decreased from 0.5 to about 0.35 and the thickness of SiGe layer increased. The normalized subthreshold characteristics of the strained SiGe-channel pMOSFETs with various gate length (L G =0.16~0.24µm) are scarcely changed, however the normalized subthreshold characteristics of the Si-channel pMOSFETs deteriorate significantly with reducing of gate length. This indicates that the punch through in pMOSFETs with strained SiGe-channel is well suppressed compared to pMOSFETs with Si-channel. The increase in the maximum transconductance (g m max ) of the strained SiGe-channel pMOSFETs is greater than that of the Si-channel pMOSFETs, the g m max enhancement ratio (g m.SiGe /g m.Si ) increases with reducing the gate length, resulting in the g m max enhancement of about 1.45 for L G of around 0.15µm. From the gate length dependence of the resistances (V D /I D ), it is suggested that the parasitic resistance of the strained SiGe-channel pMOSFETs is about half as much as that of the Si-channel pMOSFETs.
The B diffused layer in the Si/strained-Si 0.65 Ge 0.35 /Si heterostructure is shallower than that without SiGe, and the B apparently segregates at the Si/ Si 0.65 Ge 0.35 interface due to the difference of the segregation coefficient in Si and SiGe. The B concentration around the Si/ Si 0.65 Ge 0.35 interface is about 3 times higher than that of the Si surface layer (Fig. 2) . It is suggested that the difference of the parasitic resistance between strained SiGe-channel pMOSFETs and Si-channel pMOSFETs is caused by the difference of B concentration near the surface.
In conclusion, the strained SiGe-channel S 3 E pMOSFETs are realized not only with suppression of punch through due to the ultrashallow B-diffused source/drain but also with enhancement of maximum linear transconductance (g m max ) due to the low parasitic resistance, compared to that with the Si-channel by the same process conditions. The improvement of current drivability and short channel effect is very important for ultrasmall MOS devices technology.
SiGe-channel pMOSFETs are one of the most promising devices because hole mobility in the SiGe layers is enhanced. In the previous work, it has been reported that Super self-aligned shallow junction electrode (S 3 E) MOSFETs formed by selective B-doped SiGe CVD are effective for the suppression of short channel effect. In this paper, it is clarified that the (S 3 E) pMOSFETs with Si 0.65 Ge 0.35 -channel are realized not only with suppression of punch through due to the ultrashallow B-diffused source/drain but also with enhancement of maximum linear transconductance due to the low parasitic resistance, compared to that with the Si-channel fabricated by the same process conditions. 
